

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package		
BV _{DGS}	(max)	(min)	TO-39		
60V	3.0Ω	1.5A	2N6660		
90V	4.0Ω	1.5A	2N6661		

High Reliability Devices

□ Free from secondary breakdown

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

-
Low power drive requirement
Ease of paralleling
Low C_{ISS} and fast switching speeds
Excellent thermal stability
Integral Source-Drain diode
High input impedance and high gain
Complementary N- and P-channel devices

Applications

_	ppiications
	Motor controls
	Converters
	Amplifiers
	Switches
	Power supply circuits
	Drivers (relays, hammers, solenoids, lamps memories, displays, bipolar transistors, etc.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	n $ heta_{jc}$ $ heta_{ja}$ $^{\circ}$ C/W $^{\circ}$ C/W		I _{DR} *	I _{DRM}
2N6660	1.1A	3A	6.25W	20	125	1.1A	3.0A
2N6661	0.9A	3A	6.25W	20	125	0.9A	3.0A


^{*} I_D (continuous) is limited by max rated T_j .


Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source	2N6660	60			V	$V_{GS} = 0V, I_{D} = 10\mu A$	
	Breakdown Voltage	2N6661	90			V	V _{GS} = 0V, I _D = 10μΛ	
V _{GS(th)}	Gate Threshold Voltage		0.8		2.0	V	$V_{GS} = V_{DS}$, $I_D = 1mA$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			-3.8	-5.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1mA$	
I _{GSS}	Gate Body Leakage				100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current				10	μΑ	$V_{GS} = 0V$, $V_{DS} = Max$ Rating	
					500		$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating, $T_A = 125^{\circ}C$	
I _{D(ON)}	ON-State Drain Current		1.5			А	V _{GS} = 10V, V _{DS} = 10V	
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance	All			5.0	Ω	$V_{GS} = 5V, I_{D} = 0.3A$	
		2N6660			3.0		V _{GS} = 10V, I _D = 1A	
		2N6661			4.0		V _{GS} = 10V, I _D = 1A	
G _{FS}	Forward Transconductance		170			mΩ	$V_{DS} = 25V, I_{D} = 0.5A$	
C _{ISS}	Input Capacitance				50	pF	$V_{GS} = 0V$, $V_{DS} = 24V$ f = 1 MHz	
C _{oss}	Common Source Output Capacitance				40			
C _{RSS}	Reverse Transfer Capacitance				10			
t _(ON)	Turn-ON Time				10	no	$V_{DD} = 25V$,	
t _(OFF)	Turn-OFF Time				10	ns	$I_D = 1A, R_{GEN} = 25\Omega$	
V _{SD}	Diode Forward Voltage Drop			1.2		V	$V_{GS} = 0V$, $I_{SD} = 1A$	
t _{rr}	Reverse Recovery Time			350		ns	$V_{GS} = 0V$, $I_{SD} = 1A$	

Notes:

Switching Waveforms and Test Circuit





^{1:} All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

^{2:} All A.C. parameters sample tested.